Menü
Positionsanzeige
Inhalt

[ 289WFVTEISK20 ] KV Design of Integrated Circuits
Versionsauswahl
Workload Education level Study areas Responsible person Hours per week Coordinating university
4,5 ECTS B3 - Bachelor's programme 3. year (*)Informationselektronik Harald Pretl 3 hpw Johannes Kepler University Linz
Detailed information
Original study plan Bachelor's programme Electronics and Information Technology 2025W
Learning Outcomes
Competences
Students can implement simple digital circuits using open-source development tools in a Linux system environment and integrate them into a larger overall chip using an automated system. They understand the process of an RTL-to-GDS methodology and can operate the corresponding design tools.
Skills Knowledge
  • Design digital circuits using hardware description language (Verilog) or graphical input (e.g. Wokwi) (K6)
  • Simulation of digital circuits using open-source tools (K3)
  • Display and evaluation of simulation results (K4)
  • Generation of an IC layout (GDS) using an open-source RTL2GDS methodology and evaluation of error messages and results (K5)
  • Electronic submission of the IC layout for integration into an overall chip using GitHub (K3)
  • Operation of a Linux environment via command line and GUI (K3)
  • Basic operation of the Git versioning system (K3)
  • Process and steps of creating a digital circuit using hardware description language (Verilog) or graphical input (e.g. Wokwi)
  • Functionality of digital circuits (logic, synchronous state machines)
  • Steps in the automatic generation of an IC layout (GDS) from the gate netlist
  • Functionality of the synthesis of a gate netlist from a hardware description language
  • Basic operations in the operation of a Linux system using the command line and GUI
  • Basic operation of open-source tools for the design of digital circuits
Criteria for evaluation Submission of a protocol and the generated circuit (source codes, GDS file)
Methods Individual work by students and practical realization of a digital design in the form of an integrated circuit. A development environment is provided.
Language German
Study material The learning materials are provided in line with the respective content.
Changing subject? No
On-site course
Maximum number of participants 20
Assignment procedure Assignment according to sequence