Inhalt

[ 289HWDEHDPP20 ] PR Hardware Design Lab

Versionsauswahl
Workload Education level Study areas Responsible person Hours per week Coordinating university
3 ECTS B2 - Bachelor's programme 2. year (*)Informationselektronik Michael Lunglmayr 2 hpw Johannes Kepler University Linz
Detailed information
Original study plan Bachelor's programme Electronics and Information Technology 2025W
Learning Outcomes
Competences
Students are able to design digital hardware in VHDL for FPGA target platforms.
Skills Knowledge
  • Know and practically apply VHDL language constructs (k1,k3)
  • Write synthesizable VHDL code, simulate it, and synthesize it for FPGAs (k3)
  • Perform data path/controller partitioning for hardware designs (k3,k4,k6)
  • VHDL Language Constructs: Entity, Architecture, Process, Concurrent Statements, Register Processes
  • VHDL Simulation, Testbench Design, Test Design
  • Characteristics of Synthesizable VHDL Code
  • Time Measurement in Digital Hardware
  • Generic Design Structure
  • Data Path/Controller
  • Partitioning/Assembly of Entities
Criteria for evaluation Submitted reports and oral exams
Methods VHDL Introduction at the beginning of the course, introduction by the course instructors, solving of the course problems by the students supported by the course instructors, homework exercises
Language (*)Deutsch, bei Bedarf Englisch
Study material Course material that will be provided
Changing subject? No
On-site course
Maximum number of participants 20
Assignment procedure Assignment according to sequence