Inhalt

[ MEMWEVOEIAD ] VL Design of Integrated A/D-Converter

Versionsauswahl
Es ist eine neuere Version 2015W dieser LV im Curriculum Master's programme Mechatronics 2021W vorhanden.
Workload Education level Study areas Responsible person Hours per week Coordinating university
3 ECTS M2 - Master's programme 2. year Mechatronics Timm Ostermann 2 hpw Johannes Kepler University Linz
Detailed information
Original study plan Master's programme Mechatronics 2012W
Objectives Design of integrated sigma-delta ADCs
Subject - system design - different topologies
- stability
- discrete time/continuous time
- building block specification
- circuit design\\
Criteria for evaluation exam at the end of the lecture
Language German
Changing subject? No
On-site course
Maximum number of participants -
Assignment procedure Assignment according to sequence

Warning: Unknown: write failed: No space left on device (28) in Unknown on line 0

Warning: Unknown: Failed to write session data (files). Please verify that the current setting of session.save_path is correct (/var/lib/php/session) in Unknown on line 0